

# POWER EFFICIENT TRUNCATION AND ROUNDING-BASED SCALABLE APPROXIMATE MULTIPLIER USING CLA

*A Project report submitted to Jawaharlal Nehru Technological University, GV in the partial fulfillment of the requirements for the award of degree of*

## **BACHELOR OF TECHNOLOGY**

In

## **ELECTRONICS AND COMMUNICATION ENGINEERING**

Submitted by

G. LAHARI	20811A0420
B. MAHESH BABU	20811A0411
B. NIKHIL TEJA	20811A0414
K. PRASANNA	20811A0429
K. TEJA	20811A0431

Under the esteemed guidance of

**Mr. T. PATTALU NAIDU** M.Tech., (Ph.D.)

ASSISTANT PROFESSOR



**DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING**

**AVANTHI INSTITUTE OF ENGINEERING & TECHNOLOGY**

TAMARAM (P.O), MAKAVARAPALEM (M.O), NARSIPATNAM (R.D), ANAKAPALLE DISTRICT-531113

(Approved by A.I.C.T. E, Permanently Affiliated to JNTU-GV, AP, A NAAC A+ Accredited Institution)

(2020-2024)

# AVANTHI INSTITUTE OF ENGINEERING & TECHNOLOGY

TAMARAM (P.O), MAKAVARAPALEM (M.O), NARSIPATNAM (R.D), ANAKAPALLE DISTRICT-531113

(Approved by A.I.C.T.E, Permanently Affiliated to JNTU-GV, AP, A NAAC A+ Accredited Institution)  
(2023-2024)



## DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

### CERTIFICATE

It is to certify that the project entitled "POWER EFFICIENT TRUNCATION AND ROUNDING-BASED SCALABLE APPROXIMATE MULTIPLIER USING CLA" is being submitted for the partial fulfillment of requirements for the award Bachelor of Technology in Electronics & Communication Engineering is a bonafide work done by **G.LAHARI(20811A0420), B.MAHESH BABU (20811A0411), B.NIKHIL TEJA(20811A0414), K.PRASANNA(20811A0429), K.TEJA(20811A0431)** under my guidance during 2023-2024 and it has been found suitable for acceptance according to the requirements of the University.

**T. P. Naidu**  
INTERNAL GUIDE

**Mr. T. PATTALU NAIDU** MTech, (Ph.D.)

Assistant professor

HEAD OF THE DEPARTMENT  
DEPARTMENT OF ECE

**Dr. E. GOVINDA** MTech, Ph.D.

Makavarapalem, Visakhapatnam Dist-531113

**Dr. E. GOVINDA** MTech, Ph.D.

Professor

**EXTERNAL EXAMINER**

ABSTRACT

The modern world is running forward in achieving the challenge of minimum area. So many efficient structures are employed in the traditional designs so that the max speed can be included. Most of the structures will have multiplier as the basic blocks, which will run with less speed because of its huge structure. In practical, not all applications need accurate results such as in image processing and digital signal processing etc. So approximate multipliers are employed. By considering these two points a scalable approximate multiplier, called truncation- and rounding-based scalable approximate multiplier (tosam) is presented, which reduces the number of partial products by truncating each of the input operands based on their leading one-bit position. In the proposed design, multiplication is performed by shift, add, and small fixed-width multiplication operations resulting in large improvements in the speed compared to those of the conventional multiplier. To improve the total accuracy, input operands of the multiplication part are rounded to the nearest odd number. Because input operands are truncated based on their leading one-bit positions, the accuracy becomes weakly dependent on the width of the input operands and the multiplier becomes scalable. Higher improvements in design parameter (less area and power) are observed.

	Multiplier	21
0	Fig. 4.4 Schematic of The Leading-One Detector (L1D) (a) (b)	
1	Input Operands	22
14	Fig. 4.5 Reduction Levels of Accuracy Configurable TOSAM with Three Different Operating Modes	23
2	Fig. 5.1 Logic Symbol of Half-Adder	26
3	Fig. 5.2 Half-Adder Circuit Diagram	26
4	Fig. 5.3 Example for Sum and Carry	27
5	Fig. 5.4 4-bit Ripple Carry Adder	28